The end of Moore's Law? Huawei unveils new chip architecture, which it hopes can help it cut the gap on Nvidia and TSMC

Date:
Thu, 28 May 2026 19:35:00 +0000

Description:
Huawei introduced Tau Scaling Law and LogicFolding architecture as potential alternatives to Moores Law and traditional semiconductor scaling limitations.

FULL STORY ======================================================================Copy link Facebook X Whatsapp Reddit Pinterest Flipboard Threads Email Share this article 0 Join the conversation Follow us Add us as a preferred source on Google Newsletter Subscribe to our newsletter Huawei proposes Tau Scaling Law as an alternative to slowing Moores Law LogicFolding architecture reduces signal delay through vertically stacked semiconductor circuit designs Traditional transistor shrinking faces growing physical and economic limitations across the semiconductor industry For more than five decades, the semiconductor industry has relied on a simple and powerful prediction, Moores Law, which states that transistors on a chip double roughly every two years, has now hit serious physical and economic walls.

The global industry faces slowing geometric scaling and the steady erosion of cost-per-transistor benefits. This common challenge has forced every major player to search for a new path forward, and at the 2026 IEEE International Symposium on Circuits and Systems (ISCAS), Huaweis He Tingbo proposed an alternative framework called the Tau () Scaling Law. Latest Videos From You may like Where we stand after 60 years of Moores Law Chinese scientists aim
to save Moores Law by mass-growing 2D materials that 'outclass silicon'
Huawei Launches Atlas 350 AI Accelerator to Compete with Nvidia H20 A new guiding principle from Shanghai According to Huawei , peers and colleagues have already nicknamed this approach Hers Law in recognition of her leadership.

Rather than focusing on shrinking transistor dimensions, this principle prioritises the reduction of signal propagation delay.

Huawei believes that compressing the time constant can drive ongoing evolution across semiconductors and electronic systems.

The key technological breakthrough enabling this new law is a technique
called LogicFolding. Are you a pro? Subscribe to our newsletter Sign up to
the TechRadar Pro newsletter to get all the top news, opinion, features and guidance your business needs to succeed! Contact me with news and offers from other Future brands Receive email from us on behalf of our trusted partners
or sponsors By submitting your information you agree to the Terms &
Conditions and Privacy Policy and are aged 16 or over.

Traditional chip design lays out all electronic components in a flat, 2D grid that limits how close circuits can sit - and LogicFolding instead breaks down the physical boundaries of conventional circuit layouts by shortening critical-path wiring dramatically.

It reduces the resistive and capacitive load that normally slows down signal propagation between transistors.

The result is a systematic compression of the time constant at both the circuit and chip levels simultaneously. What to read next Huawei debuts its Atlas 950 AI SuperPoD at MWC 2026, taking the AI data center fight to Nvidia and AMD Silicon-based qubits have a clear advantage in race to million-qubit quantum computer Teslas new AI5 chip won't improve Full Self-Driving anytime soon

Huawei has abandoned the traditional 2D chip design in favour of a layered 3D architecture.

Think of this transition as moving from a single-story home to a multi-story building with efficient elevators - Huawei can now stack multiple planar circuits vertically, which creates room for more transistors while placing core components closer together.

The shorter transmission distances between circuits directly improve
frequency and overall performance. Practical results and future ambitions Huawei claims it has already mass-produced 381 chips using this new scaling law across various industries.

The upcoming Kirin chips, scheduled for launch in autumn 2026, will be the first to adopt the LogicFolding architecture.

By 2031, the company expects its high-end designs to achieve a transistor density equivalent to 14 or 1.4 nm processes.

We believe that openness and collaboration are key to driving ongoing
progress in the semiconductor industry, said He Tingbo

No single company can independently find all the answers along the path of semiconductor evolution.

Huawei has every incentive to project confidence, given its current restrictions from accessing advanced manufacturing tools from TSMC or buying Nvidia s latest AI chips.

Whether the Scaling Law can genuinely outpace Moores Law over the next
decade remains an open question.

Competing firms will likely treat this announcement with measured skepticism until real hardware reaches neutral test laboratories. Follow TechRadar on Google News and add us as a preferred source to get our expert news, reviews, and opinion in your feeds.



======================================================================
Link to news story: https://www.techradar.com/pro/the-end-of-moores-law-huawei-unveils-new-chip-ar chitecture-which-it-hopes-can-help-it-cut-the-gap-on-nvidia-and-tsmc


--- Mystic BBS v1.12 A49 (Linux/64)
* Origin: tqwNet Technology News (1337:1/100)